

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## General Description

The MAX19710 is an ultra-low-power, highly integrated mixed-signal analog front-end (AFE) ideal for wideband communication applications operating in full-duplex (FD) mode. Optimized for high dynamic performance and ultra-low power, the device integrates a dual 10-bit, 7.5Msps receive (Rx) ADC; dual 10-bit, 7.5Msps transmit (Tx) DAC; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in FD mode is 30 mW at a 7.5 MHz clock frequency
The Rx ADCs feature 54.8 dB SINAD and 79.8 dBc SFDR at 3.3 MHz input frequency with a 7.5 MHz clock frequency. The analog I/Q input amplifiers are fully differential and accept 1.024 V P-p full-scale signals. Typical I/Q channel matching is $\pm 0.01^{\circ}$ phase and $\pm 0.01 \mathrm{~dB}$ gain.
The Tx DACs feature 73.8 dBc SFDR at fout $=620 \mathrm{kHz}$ and $\mathrm{f} C \mathrm{LK}=7.5 \mathrm{MHz}$. The analog $\mathrm{I}-\mathrm{Q}$ full-scale output voltage range is $\pm 400 \mathrm{mV}$ differential. The output DC com-mon-mode voltage is from 0.89 V to 1.36 V . The I/Q channel offset is adjustable to optimize radio lineup sideband/carrier suppression. Typical I-Q channel matching is $\pm 0.01 \mathrm{~dB}$ gain and $\pm 0.15^{\circ}$ phase.
Two independent 10-bit parallel, high-speed digital buses used by the Rx ADC and Tx DAC allow fullduplex operation for frequency-division duplex applications. The Rx ADC and Tx DAC can be disabled independently to optimize power management. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.

The MAX19710 operates on a single 2.7V to 3.3V analog supply and 1.8 V to 3.3 V digital $\mathrm{I} / \mathrm{O}$ supply. The MAX19710 is specified for the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range and is available in a 56-pin, thin QFN package. The Selector Guide at the end of the data sheet lists other pin-compatible versions in this AFE family. For time-division duplex (TDD) applications, refer to the MAX19705-MAX19708 AFE family of products.

## Applications

Broadband Access Radio Private Mobile Radio

Ordering Information

| PART* | PIN-PACKAGE | PKG CODE |
| :---: | :---: | :---: |
| MAX19710ETN | 56 Thin QFN-EP** | T5677-1 |
| MAX19710ETN + | 56 Thin QFN-EP** | T5677-1 |

*All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range
${ }^{* *} E P=$ Exposed paddle. + Denotes lead-free package

\author{

- Dual 10-Bit, 7.5Msps Rx ADC and Dual 10-Bit, 7.5Msps Tx DAC <br> - Ultra-Low Power 30 mW at $\mathrm{f} \mathrm{clk}=7.5 \mathrm{MHz}$, FD Mode 21.3 mW at $\mathrm{f}_{\mathrm{CLK}}=7.5 \mathrm{MHz}$, Slow Rx Mode 21.9 mW at $\mathrm{fclk}=7.5 \mathrm{MHz}$, Slow Tx Mode Low-Current Standby and Shutdown Modes <br> - Programmable Tx DAC Common-Mode DC Level and I/Q Offset Trim <br> - Excellent Dynamic Performance SNR $=54.9 \mathrm{~dB}$ at $\mathrm{f}_{\mathrm{IN}}=3.3 \mathrm{MHz}$ (Rx ADC) SFDR $=73.8 \mathrm{dBc}$ at $\mathrm{fout}=620 \mathrm{kHz}$ (Tx DAC) <br> - Three 12-Bit, $1 \mu \mathrm{~s}$ Aux-DACs <br> - 10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and Data Averaging <br> - Excellent Gain/Phase Match <br> $\pm 0.01^{\circ}$ Phase, $\pm 0.01 \mathrm{~dB}$ Gain (Rx ADC) at $\mathrm{f}_{\mathrm{IN}}=1.8 \mathrm{MHz}$ <br> Multiplexed Parallel Digital I/O <br> - Serial-Interface Control <br> - Versatile Power-Control Circuits Shutdown, Standby, Idle, Tx/Rx Disable <br> - Miniature 56-Pin Thin QFN Package ( $7 \mathrm{~mm} \times 7 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ )
}

Pin Configuration


Functional Diagram and Selector Guide appear at end of data sheet.

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## ABSOLUTE MAXIMUM RATINGS

VDD to GND, OVDD to OGND ...................................................................................... $\mathrm{to}+3.3 \mathrm{~V}$
GND to OGND............
IAP, IAN, QAP, QAN, IDP, IDN, QDP,
QDN, DAC1, DAC2, DAC3 to GND .....................-0.3V to VDD
ADC1, ADC2 to GND.................................-0.3V to (VDD + 0.3V)
REFP, REFN, REFIN, COM to GND ...........-0.3V to (VDD + 0.3V) ADO-AD9, DAO-DA9, SCLK, DIN, $\overline{C S} / W A K E$,
CLK, DOUT to OGND
-0.3 V to (OVDD +0.3 V )
Continuous Power Dissipation $\left(\mathrm{TA}=+70^{\circ} \mathrm{C}\right)$
56 -Pin Thin QFN-EP (derate $27.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right) 2.22 \mathrm{~W}$
Thermal Resistance $\theta \mathrm{JA}$..................................................... $36^{\circ} \mathrm{C} / \mathrm{W}$
Operating Temperature Range .................................... $+85^{\circ} \mathrm{C}$
Junction Temperature............................................ $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range.............................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM} 0=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=C_{C O M}=0.33 \mu F, C_{L}<5 p F$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | VDD |  | 2.7 | 3.0 | 3.3 | V |
| Output Supply Voltage | OVDD |  | 1.8 |  | VDD | V |
| VDD Supply Current |  | FD mode: fCLK $=7.5 \mathrm{MHz}$, fout $=620 \mathrm{kHz}$ on both DAC channels; <br> $\mathrm{f} / \mathrm{N}=1.875 \mathrm{MHz}$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON |  | 10 | 12 | mA |
|  |  | SPI2-Tx mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}$, fout $=$ 620kHz on both DAC channels; Rx ADC OFF; aux-DACs ON and at midscale, auxADC ON |  | 7.3 | 9 |  |
|  |  | SPI1-Rx mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}, \mathrm{fiN}_{\mathrm{N}}=$ 1.875 MHz on both ADC channels; Tx DAC OFF (Tx DAC outputs at OV); aux-DACs ON and at midscale, aux-ADC ON |  | 7.1 | 9 |  |
|  |  | SPI4-Tx mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}$, fOUT $=$ 620kHz on both DAC channels; Rx ADC ON (output tri-stated); aux-DACs ON and at midscale, aux-ADC ON |  | 9.7 | 12 |  |

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, $C_{\text {REFP }}=$ CREFN $=C_{C O M}=0.33 \mu F, C_{L}<5 p F$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Supply Current |  | SPI3-Rx mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}, \mathrm{f} \mathrm{N}=$ 1.875MHz on both channels; Tx DAC ON (Tx DAC outputs at midscale); aux-DACs ON and at midscale, aux-ADC ON |  | 9.5 | 12 | mA |
|  |  | Standby mode: CLK = 0 or OVDD; aux-DACs ON and at midscale, aux-ADC ON |  | 2.7 | 3.5 |  |
|  |  | Idle mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}$; aux-DACs ON and at midscale, aux-ADC ON |  | 4.6 | 6 |  |
|  |  | Shutdown mode: CLK = 0 or OVDD, or aux-ADC OFF |  | 0.5 | 5 | $\mu \mathrm{A}$ |
| OV ${ }_{\text {DD }}$ Supply Current |  | FD mode: $\mathrm{fCLK}=7.5 \mathrm{MHz}$, fout $=620 \mathrm{kHz}$ on both DAC channels; $\mathrm{fin}=1.875 \mathrm{MHz}$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON |  | 0.94 |  | mA |
|  |  | SPI1-Rx and SPI3-Rx modes: fCLK = $7.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{N}}=1.875 \mathrm{MHz}$ on both ADC channels; DAC input bus tri-stated; auxDACs ON and at midscale, aux-ADC ON |  | 0.90 |  |  |
|  |  | SPI2-Tx and SPI4-Tx modes: fCLK = 7.5 MHz , fout $=620 \mathrm{kHz}$ on both DAC channels; ADC output bus tri-stated; auxDACs ON and at midscale, aux-ADC ON |  | 52 |  | $\mu \mathrm{A}$ |
|  |  | Standby mode: CLK = 0 or OVDD; auxDACs ON and at midscale, aux-ADC ON |  | 0.1 |  |  |
|  |  | Idle mode: fcLK $=7.5 \mathrm{MHz}$; aux-DACs ON and at midscale, aux-ADC ON |  | 12.8 |  |  |
|  |  | Shutdown mode: CLK = 0 or OVDD, or aux-ADC OFF |  | 0.1 |  |  |
| Rx ADC DC ACCURACY |  |  |  |  |  |  |
| Resolution | N |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL |  |  | $\pm 0.5$ |  | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature (Note 2) | -0.8 | $\pm 0.4$ | +1.0 | LSB |
| Offset Error |  | Residual DC offset error | -5 | $\pm 0.2$ | +5 | \%FS |
| Gain Error |  | Includes reference error | -5 | $\pm 0.9$ | +5 | \%FS |
| DC Gain Matching |  |  | -0.15 | $\pm 0.04$ | +0.15 | dB |
| Offset Matching |  |  |  | $\pm 11$ |  | LSB |

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, $C_{\text {REFP }}=C_{\text {REFN }}=C_{C O M}=0.33 \mu F, C_{L}<5 \mathrm{pF}$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Temperature Coefficient |  |  |  | $\pm 30$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection | PSRR | Offset (VDD $\pm 5 \%$ ) |  | $\pm 0.2$ |  | LSB |
|  |  | Gain (VDD $\pm 5 \%$ ) |  | $\pm 0.05$ |  |  |
| Rx ADC ANALOG INPUT |  |  |  |  |  |  |
| Input Differential Range | VID | Differential or single-ended inputs |  | $\pm 0.512$ |  | V |
| Input Common-Mode Voltage Range | $V_{\text {CM }}$ |  |  | VDD / 2 |  | V |
| Input Impedance | RIN | Switched capacitor load |  | 720 |  | $\mathrm{k} \Omega$ |
|  | CIN |  |  | 5 |  | pF |
| Rx ADC CONVERSION RATE |  |  |  |  |  |  |
| Maximum Clock Frequency | fCLK | (Note 3) |  |  | 7.5 | MHz |
| Data Latency |  | Channel IA |  | 5 |  | Clock Cycles |
|  |  | Channel QA |  | 5.5 |  |  |
| Rx ADC DYNAMIC CHARACTERISTICS (Note 4) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{fIN}=1.875 \mathrm{MHz}$ | 53.2 | 54.8 |  | dB |
|  |  | $\mathrm{fIN}=3.3 \mathrm{MHz}$ |  | 54.9 |  |  |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fiN}^{\mathrm{I}}=1.875 \mathrm{MHz}$ | 53.1 | 54.7 |  | dB |
|  |  | $\mathrm{fiN}^{\mathrm{I}}=3.3 \mathrm{MHz}$ |  | 54.8 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fiN}^{\mathrm{I}}=1.875 \mathrm{MHz}$ | 64.2 | 73.9 |  | dBc |
|  |  | $\mathrm{fIN}=3.3 \mathrm{MHz}$ |  | 79.8 |  |  |
| Total Harmonic Distortion | THD | $\mathrm{fiN}^{\mathrm{N}}=1.875 \mathrm{MHz}$ |  | -71.7 | -62.8 | dBc |
|  |  | $\mathrm{fiN}^{\mathrm{I}}=3.3 \mathrm{MHz}$ |  | -74.3 |  |  |
| Third-Harmonic Distortion | HD3 | $\mathrm{fiN}_{\mathrm{I}}=1.875 \mathrm{MHz}$ |  | -76.8 |  | dBc |
|  |  | $\mathrm{fin}=3.3 \mathrm{MHz}$ |  | -83.8 |  |  |
| Intermodulation Distortion | IMD | $\begin{aligned} & \mathrm{fIN1}=1.8 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN} 1}=-7 \mathrm{dBFS} ; \\ & \mathrm{f} \text { IN2 }=1 \mathrm{MHz}, \text { A }_{\mathrm{IN} 2}=-7 \mathrm{dBFS} \end{aligned}$ |  | -72 |  | dBc |
| Third-Order Intermodulation Distortion | IM3 | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=1.8 \mathrm{MHz}, \text { AIN1 }=-7 \mathrm{dBFS} ; \\ & \mathrm{f}_{\mathrm{IN} 2}=1 \mathrm{MHz}, \text { AIN2 }=-7 \mathrm{dBFS} \end{aligned}$ |  | -83 |  | dBc |
| Aperture Delay |  |  |  | 3.5 |  | ns |
| Aperture Jitter |  |  |  | 2 |  | pSRMS |
| Overdrive Recovery Time |  | 1.5x full-scale input |  | 2 |  | ns |
| Rx ADC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| Crosstalk Rejection |  | $f_{I N X}, Y=1.8 \mathrm{MHz}, A_{\mid N X}, Y=-0.5 d B F S, f_{i N Y}, X=$ 1 MHz, Alny, $\mathrm{X}=-0.5 \mathrm{dBFS}$ (Note 5 ) |  | -91 |  | dB |
| Amplitude Matching |  | $\mathrm{fin}^{\text {a }}=1.8 \mathrm{MHz}, \mathrm{AlN}=-0.5 \mathrm{dBFS}$ (Note 6) |  | $\pm 0.01$ |  | dB |
| Phase Matching |  | $\mathrm{fin}^{\text {a }} 1.8 \mathrm{MHz}, \mathrm{A}$ IN $=-0.5 \mathrm{dBFS}($ Note 6) |  | $\pm 0.01$ |  | Degrees |

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CreFP $=$ C REFN $=C_{C O M}=0.33 \mu F, C_{L}<5 \mathrm{pF}$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tx DAC DC ACCURACY |  |  |  |  |  |  |
| Resolution | N |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL |  |  | $\pm 0.3$ |  | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic (Note 2) | -0.75 | $\pm 0.2$ | +0.75 | LSB |
| Residual DC Offset | Vos |  | -4 | $\pm 1.2$ | +4 | mV |
| Full-Scale Gain Error |  |  | -40 | $\pm 1.6$ | +40 | mV |
| Tx DAC DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| DAC Conversion Rate | fCLK | (Note 3) |  |  | 7.5 | MHz |
| In-Band Noise Density | ND | fout $=620 \mathrm{kHz}$ |  | -120 |  | dBFS/Hz |
| Third-Order Intermodulation Distortion | IM3 | fout $1=620 \mathrm{kHz}$, fout2 $=640 \mathrm{kHz}$ |  | -79 |  | dBc |
| Glitch Impulse |  |  |  | 10 |  | pV •s |
| Spurious-Free Dynamic Range to Nyquist | SFDR | fout $=620 \mathrm{kHz}$ | 61 | 73.8 |  | dBc |
| Total Harmonic Distortion to Nyquist | THD | fout $=620 \mathrm{kHz}$ |  | -72.2 | -59.7 | dBc |
| Signal-to-Noise Ratio to Nyquist | SNR | fout $=620 \mathrm{kHz}$ |  | 55.1 |  | dB |
| Tx DAC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| I-to-Q Output Isolation |  | foutx, $\mathrm{Y}=2 \mathrm{MHz}$, fouty, $\mathrm{X}=2.2 \mathrm{MHz}$ |  | 92 |  | dB |
| Gain Mismatch Between I and Q Channels |  | Measured at DC | -0.4 | $\pm 0.01$ | +0.4 | dB |
| Phase Mismatch Between I and Q Channels |  | fout $=620 \mathrm{kHz}$ |  | $\pm 0.15$ |  | Degrees |
| Differential Output Impedance |  |  |  | 800 |  | $\Omega$ |
| Tx DAC ANALOG OUTPUT |  |  |  |  |  |  |
| Full-Scale Output Voltage | $V_{\text {FS }}$ |  |  | $\pm 400$ |  | mV |
| Output Common-Mode Voltage | VCOMD | Bits CM1 = 0, CM0 $=0$ (default) | 1.29 | 1.36 | 1.42 | V |
|  |  | Bits CM1 $=0, \mathrm{CMO}=1$ | 1.14 | 1.2 | 1.27 |  |
|  |  | Bits CM1 $=1, \mathrm{CM0}=0$ | 0.96 | 1.05 | 1.15 |  |
|  |  | Bits CM1 = 1, CM0 = 1 | 0.78 | 0.89 | 1.03 |  |
| Rx ADC-Tx DAC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| Receive Transmit Isolation |  | ADC $\mathrm{f} \mid \mathrm{NI}=\mathrm{f} / \mathrm{NQ}=1.8 \mathrm{MHz}$, DAC fOUTI $=$ foute $=620 \mathrm{kHz}$ |  | 92 |  | dB |
| AUXILIARY ADCs (ADC1, ADC2) |  |  |  |  |  |  |
| Resolution | N |  | 10 |  |  | Bits |

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $\mathrm{C}_{\mathrm{L}} \approx 10 \mathrm{pF}$ on all digital outputs, f $\mathrm{f} L \mathrm{~K}=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output,
 $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full-Scale Reference | $V_{\text {ReF }}$ | AD1 $=0$ (default) |  | 2.048 |  | V |
|  |  | AD1 $=1$ |  | VDD |  |  |
| Analog Input Range |  |  |  | 0 to $V_{\text {REF }}$ |  | V |
| Analog Input Impedance |  | Measured at DC |  | 500 |  | k $\Omega$ |
| Input-Leakage Current |  | Measured at unselected input from 0 to VREF |  | $\pm 0.1$ |  | $\mu \mathrm{A}$ |
| Gain Error | GE | Includes reference error, AD1 = 0 | -5 |  | +5 | \%FS |
| Zero-Code Error | ZE |  |  | $\pm 2$ |  | mV |
| Differential Nonlinearity | DNL |  |  | $\pm 0.6$ |  | LSB |
| Integral Nonlinearity | INL |  |  | $\pm 0.6$ |  | LSB |
| Supply Current |  |  |  | 210 |  | $\mu \mathrm{A}$ |

AUXILIARY DACs (DAC1, DAC2, DAC3)

| Resolution | N |  | 12 |  |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity | INL | From code 100 to code 4000 | $\pm 1.25$ |  |  | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic over code 100 to code 4000 (Note 2) | -1.0 | $\pm 0.65$ | +1.2 | LSB |
| Output-Voltage Low | VOL | RL > 200k $\Omega$ |  |  | 0.2 | V |
| Output-Voltage High | V OH | $R_{L}>200 \mathrm{k} \Omega$ | 2.57 |  |  | V |
| DC Output Impedance |  | DC output at midscale |  | 4 |  | $\Omega$ |
| Settling Time |  | From code 1024 to code 3072, within $\pm 10$ LSB |  | 1 |  | $\mu \mathrm{S}$ |
| Glitch Impulse |  | From code 0 to code 4095 |  | 24 |  | $\mathrm{nV} \cdot \mathrm{s}$ |

## Rx ADC-Tx DAC TIMING CHARACTERISTICS

| CLK Rise to Channel-I Output Data <br> Valid | tDOI | Figure 3 (Note 2) | 5.5 | 8.2 |
| :--- | :---: | :--- | :--- | :---: |
| CLK Fall to Channel-Q Output <br> Data Valid | tDOQ | Figure 3 (Note 2) | 6.5 | ns |
| I-DAC DATA to CLK Fall Setup <br> Time | tDSI | Figure 5 (Note 2) | 13.0 | ns |
| Q-DAC DATA to CLK Rise Setup <br> Time | tDSQ | Figure 5 (Note 2) | 10 | ns |
| CLK Fall to I-DAC Data Hold Time | tDHI | Figure 5 (Note 2) | 10 | ns |
| CLK Rise to Q-DAC Data Hold <br> Time | tDHQ | Figure 5 (Note 2) | 0 | n |
| CLK Duty Cycle |  |  |  | ns |
| CLK Duty-Cycle Variation |  | $20 \%$ to 80\% | 50 | $\pm 15$ |
| Digital Output Rise/Fall Time |  |  | 2.4 | $\%$ |

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C \mathrm{LK}=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=C C O M=0.33 \mu F, C_{L}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL-INTERFACE TIMING CHARACTERISTICS (Figures 6 and 8, Note 2) |  |  |  |  |  |  |
| Falling Edge of $\overline{\mathrm{CS}} / \mathrm{WAKE}$ to Rising Edge of First SCLK Time | tCSS |  | 10 |  |  | ns |
| DIN to SCLK Setup Time | tDS |  | 10 |  |  | ns |
| DIN to SCLK Hold Time | tD |  | 0 |  |  | ns |
| SCLK Pulse-Width High | tch |  | 25 |  |  | ns |
| SCLK Pulse-Width Low | tcL |  | 25 |  |  | ns |
| SCLK Period | tcP |  | 50 |  |  | ns |
| SCLK to $\overline{\mathrm{CS}} / \mathrm{WAKE}$ Setup Time | tcs |  | 10 |  |  | ns |
| $\overline{\mathrm{CS}}$ /WAKE High Pulse Width | tcsw |  | 80 |  |  | ns |
| $\overline{\mathrm{CS}}$ /WAKE High to DOUT Active High | tCSD | Bit ADO set |  | 200 |  | ns |
| $\overline{\mathrm{CS}}$ /WAKE High to DOUT Low (Aux-ADC Conversion Time) | tconv | Bit ADO set, no averaging, fCLK $=7.5 \mathrm{MHz}$, CLK divider = 2 |  | 4.3 |  | $\mu \mathrm{S}$ |
| DOUT Low to $\overline{\mathrm{CS}} /$ WAKE Setup Time | tDCs | Bit AD0, AD10 set |  | 200 |  | ns |
| SCLK Low to DOUT Data Out | tCD | Bit AD0, AD10 set |  |  | 14.5 | ns |
| $\overline{\mathrm{CS}}$ /WAKE High to DOUT High Impedance | tCHZ | Bit AD0, AD10 set |  | 200 |  | ns |
| MODE-RECOVERY TIMING CHARACTERISTICS (Figure 7) |  |  |  |  |  |  |
| Shutdown Wake-Up Time (With CLK) | twAKE,SD | From shutdown to Rx mode, ADC settles to within 1dB SINAD |  | 500 |  | $\mu \mathrm{s}$ |
|  |  | From shutdown to Tx mode, DAC settles to within 10 LSB error |  | 26.2 |  |  |
|  |  | From aux-ADC enable to aux-ADC start conversion |  | 10 |  |  |
|  |  | From shutdown to aux-DAC output valid |  | 28 |  |  |
|  |  | From shutdown to FD mode, ADC settles to within 1 dB SINAD, DAC settles to within 10 LSB error |  | 500 |  |  |
| Idle Wake-Up Time (With CLK) | tWAKE,STO | From idle to $R \times$ mode, ADC settles to within 1dB SINAD |  | 7.3 |  | $\mu \mathrm{s}$ |
|  |  | From idle to Tx mode, DAC settles to 10 LSB error |  | 5.2 |  |  |
|  |  | From idle to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error |  | 7.3 |  |  |

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output,
 $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | UNITS

BUFFERED EXTERNAL REFERENCE (external VREFIN $=1.024 \mathrm{~V}$ applied; $\mathrm{V}_{\text {REFP, }} \mathrm{V}_{\text {REFN }}$, $\mathrm{V}_{\text {com }}$ levels are generated internally)

| Reference Input Voltage | V $\operatorname{REFIN}$ |  | 1.024 | V |
| :--- | :---: | :---: | :---: | :---: |
| Differential Reference Output | V DIFF | VREFP - VREFN | 0.512 | V |
| Common-Mode Output Voltage | VCOM |  | $V_{\text {DD }} / 2$ | V |
| Maximum REFP/REFN/COM <br> Source Current | ISOURCE |  | 2 | mA |
| Maximum REFP/REFN/COM <br> Sink Current | ISINK |  | 2 | mA |
| REFIN Input Current |  |  | -0.7 | $\mu \mathrm{~A}$ |
| REFIN Input Resistance |  |  | 500 | $\mathrm{k} \Omega$ |

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=C C O M=0.33 \mu F, C_{L}<5 p F$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (CLK, SCLK, DIN, $\overline{\text { CS/WAKE, DA9-DA0) }}$ |  |  |  |  |  |
| Input High Threshold | VINH |  | $0.7 \times$ OVDD |  | V |
| Input Low Threshold | VINL |  | $0.3 \times O V_{\text {DD }}$ |  | V |
| Input Leakage | Dİn | CLK, SCLK, DIN, $\overline{C S} / W A K E=O G N D$ or OVDD | -1 | +1 | $\mu \mathrm{A}$ |
|  |  | DA9-DA0 $=$ OVDD | -1 | +1 |  |
|  |  | DA9-DA0 = OGND | -5 | +5 |  |
| Input Capacitance | DCIN |  |  | 5 | pF |
| DIGITAL OUTPUTS (AD9-AD0, DOUT) |  |  |  |  |  |
| Output-Voltage Low | VOL | ISINK $=200 \mu \mathrm{~A}$ | $0.2 \times$ OVDD |  | V |
| Output-Voltage High | V OH | ISOURCE $=200 \mu \mathrm{~A}$ | $0.8 \times \mathrm{OV}_{\text {DD }}$ |  | V |
| Tri-State Leakage Current | ILEAK |  | -1 | +1 | $\mu \mathrm{A}$ |
| Tri-State Output Capacitance | Cout |  |  | 5 | pF |

Note 1: Specifications from $T_{A}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ guaranteed by production tests. Specifications at $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization.
Note 2: Guaranteed by design and characterization.
Note 3: The minimum clock frequency (fclk) for the MAX19710 is 1.5 MHz (typ). The minimum aux-ADC sample rate clock frequency (ACLK) is determined by fCLK and the chosen aux-ADC clock-divider value. The minimum aux-ADC ACLK > 1.5MHz / $128=$ 11.7 kHz . The aux-ADC conversion time does not include the time to clock the serial data out of DOUT. The maximum conversion time (for no averaging, NAVG $=1$ ) will be tconv $(\max )=(12 \times 1 \times 128) / 1.5 \mathrm{MHz}=1024 \mu \mathrm{~s}$.
Note 4: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5 dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
Note 5: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tones.
Note 6: Amplitude and phase matching are measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

## Typical Operating Characteristics

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), $R \times \operatorname{ADC}$ input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM0}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=C$ COM $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## Typical Operating Characteristics (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=7.5 \mathrm{MHz}(50 \%$ duty cycle), Rx $\operatorname{ADC}$ input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM0}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=7.5 \mathrm{MHz}(50 \%$ duty cycle), Rx $\operatorname{ADC}$ input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM0}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=C$ COM $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



Tx DAC SPURIOUS-FREE DYNAMIC RANGE
vs. OUTPUT AMPLITUDE


Rx ADC SPURIOUS-FREE DYNAMIC RANGE vs. CLOCK DUTY CYCLE


Tx DAC SPURIOUS-FREE DYNAMIC RANGE vs. SAMPLING FREQUENCY


Tx DAC CHANNEL-ID SPECTRAL PLOT


Rx ADC OFFSET ERROR vs. TEMPERATURE


Tx DAC SPURIOUS-FREE DYNAMIC RANGE vs. OUTPUT FREQUENCY


Tx DAC CHANNEL-QD SPECTRAL PLOT


# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## Typical Operating Characteristics (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C \mathrm{LK}=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM} 0=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=7.5 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM0}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


AUX-ADC DIFFERENTIAL NONLINEARITY


AUX-DAC OUTPUT VOLTAGE
vs. OUTPUT SINK CURRENT


AUX-ADC INTEGRAL NONLINEARITY


AUX-DAC OUTPUT VOLTAGE vs. OUTPUT SOURCE CURRENT



# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | REFP | Positive Reference Voltage Input Terminal. Bypass with a $0.33 \mu \mathrm{~F}$ capacitor to GND as close to REFP as possible. |
| $\begin{gathered} \hline 2,8,11,39, \\ 41,47,51 \end{gathered}$ | VDD | Analog Supply Voltage. Bypass $V_{D D}$ to GND with a combination of a $2.2 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 3 | IAP | Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. |
| 4 | IAN | Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. |
| 5, 7, 12, 40, 50 | GND | Analog Ground. Connect all GND pins to ground plane. |
| 6 | CLK | Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. |
| 9 | QAN | Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. |
| 10 | QAP | Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. |
| 13-22 | AD0-AD9 | Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and ADO is the least significant bit (LSB). |
| 23 | OGND | Output-Driver Ground |
| 24 | OV ${ }_{\text {DD }}$ | Output-Driver Power Supply. Supply range from +1.8 V to $\mathrm{V}_{\mathrm{DD}}$. Bypass OVDD to OGND with a combination of a $2.2 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 25-34 | DA0-DA9 | Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DAO is the least significant bit (LSB). DAO-DA9 are internally pulled up to OVDD. |
| 35 | DOUT | Aux-ADC Digital Output |
| 36 | DIN | 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK. |
| 37 | SCLK | 3-Wire Serial-Interface Clock Input |
| 38 | $\overline{\text { CS/WAKE }}$ | 3-Wire Serial-Interface Chip-Select/WAKE Input. When the MAX19710 is in shutdown, $\overline{\mathrm{CS}} / \mathrm{WAKE}$ controls the wake-up function. See the Wake-Up Function section. |
| 42 | ADC2 | Selectable Auxiliary ADC Analog Input 2 |
| 43 | ADC1 | Selectable Auxiliary ADC Analog Input 1 |
| 44 | DAC3 | Auxiliary DAC3 Analog Output (Vout $=0$ at Power-Up) |
| 45 | DAC2 | Auxiliary DAC2 Analog Output (VOUT $=0$ at Power-Up) |
| 46 | DAC1 | Auxiliary DAC1 Analog Output (AFC DAC, VOUT $=1.1 \mathrm{~V}$ at Power-Up) |
| 48 | IDN | Tx Path Channel-ID Differential Negative Output |
| 49 | IDP | Tx Path Channel-ID Differential Positive Output |
| 52 | QDN | Tx Path Channel-QD Differential Negative Output |
| 53 | QDP | Tx Path Channel-QD Differential Positive Output |
| 54 | REFIN | Reference Input. Connect to V ${ }_{\text {DD }}$ for internal reference. |
| 55 | COM | Common-Mode Voltage I/O. Bypass COM to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| 56 | REFN | Negative Reference Voltage Input Terminal. Rx ADC conversion range is $\pm\left(V_{\text {REFP }}-V_{\text {REFN }}\right)$. Bypass REFN to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| - | EP | Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane. |

## Detailed Description

The MAX19710 integrates a dual, 10-bit Rx ADC and a dual, 10-bit Tx DAC while providing ultra-low power and high dynamic performance at 7.5 Msps conversion rate. The Rx ADC analog input amplifiers are fully differ-
ential and accept 1.024 V P-p full-scale signals. The Tx DAC analog outputs are fully differential with $\pm 400 \mathrm{mV}$ full-scale output, selectable common-mode DC level, and adjustable channel ID-QD offset trim.

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

The MAX19710 integrates three 12-bit auxiliary DACs (aux-DACs) and a 10-bit, 333ksps auxiliary ADC (auxADC) with $4: 1$ input multiplexer. The aux-DAC channels feature $1 \mu \mathrm{~s}$ settling time for fast AGC, VGA, and AFC level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clockdivider to program the conversion rate.
The MAX19710 includes a 3-wire serial interface to control operating modes and power management. The serial interface is SPI ${ }^{\text {TM }}$ and MICROWIRE ${ }^{\text {TM }}$ compatible. The MAX19710 serial interface selects shutdown, idle, standby, FD, transmit (Tx), and receive ( Rx ) modes, as well as controls aux-DAC and aux-ADC channels.
The MAX19710 features two independent, high-speed, 10-bit buses for the Rx ADC and Tx DAC, which allow full-duplex (FD) operation for frequency-division duplex applications. Each bus can be disabled to optimize power management through the 3 -wire interface. The MICROWIRE is a trademark of National Semiconductor Corp. SPI is a trademark of Motorola, Inc.

MAX19710 operates from a single 2.7 V to 3.3 V analog supply and a 1.8 V to 3.3 V digital supply.

Dual 10-Bit Rx ADC
The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is $\pm \mathrm{V}_{\mathrm{REF}}$ with a VDD / $2( \pm 0.8 \mathrm{~V})$ common-mode input range. VREF is the difference between $V_{\text {REFP }}$ and $V_{\text {REFN }}$. See the Reference Configurations section for details.

Input Track-and-Hold (T/H) Circuits
Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs (IAP, QAP, IAN, and QAN) can be driven either differen-


Figure 1. Rx ADC Internal T/H Circuits

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

Table 1. Rx ADC Output Codes vs. Input Voltage

| DIFFERENTIAL INPUT VOLTAGE | DIFFERENTIAL INPUT (LSB) | OFFSET BINARY (AD0-AD9) | OUTPUT DECIMAL CODE |
| :---: | :---: | :---: | :---: |
| $V_{\text {REF }} \times 512 / 512$ | 511 (+Full Scale - 1 LSB) | 1111111111 | 1023 |
| $V_{\text {REF }} \times 511 / 512$ | 510 (+Full Scale - 2 LSB) | 1111111110 | 1022 |
| $V_{\text {REF }} \times 1 / 512$ | +1 | 1000000001 | 513 |
| $V_{\text {REF }} \times 0 / 512$ | 0 (Bipolar Zero) | 1000000000 | 512 |
| -VREF $\times 1 / 512$ | -1 | 0111111111 | 511 |
| -VREF $\times 511 / 512$ | -511 (-Full Scale + 1 LSB) | 0000000001 | 1 |
| -VREF $\times 512 / 512$ | -512 (-Full Scale) | 0000000000 | 0 |



Figure 2. Rx ADC Transfer Function
tially or single-ended. Match the impedance of IAP and IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the VDD / $2( \pm 0.8 \mathrm{~V}) \mathrm{Rx}$ ADC range for optimum performance.

Rx ADC System Timing Requirements
Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channels IA and QA are sampled on the rising edge of the clock sig-
nal (CLK) and the resulting data is multiplexed at the AD0-AD9 outputs. Channel IA data is updated on the rising edge and channel QA data is updated on the falling edge of CLK. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA.

Digital Output Data (ADO-AD9)
AD0-AD9 are the Rx ADC digital logic outputs of the MAX19710. The logic level is set by OVDD from 1.8 V to VDD. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs AD0-AD9 as low as possible ( $<15 \mathrm{pF}$ ) to avoid large digital currents feeding back into the analog portion of the MAX19710 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding $100 \Omega$ resistors in series with the digital outputs close to the MAX19710 will help improve ADC performance. Refer to the MAX19710EVKIT schematic for an example of the digital outputs driving a digital buffer through $100 \Omega$ series resistors.
During SHDN, IDLE, STBY, SPI2, and SPI4 states, digital outputs AD0-AD9 are tri-stated.

Dual 10-Bit Tx DACs
The dual 10-bit digital-to-analog converters (Tx DACs) operate with clock speeds up to 7.5 MHz . The Tx DAC digital inputs, DA0-DA9, are multiplexed on a single 10-bit transmit bus. The voltage reference determines the Tx DAC full-scale voltage at IDP, IDN and QDP, QDN analog outputs. See the Reference Configurations section for setting the reference voltage.

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

(
Figure 3. Rx ADC System Timing Diagram

## Table 2. Tx DAC Output Voltage vs. Input Codes

(Internal Reference Mode VREFDAC $=1.024 \mathrm{~V}$, External Reference Mode VREFDAC $=$ VREFIN, VFS $=400$ for 800mVP-P Full Scale)

| DIFFERENTIAL OUTPUT VOLTAGE (V) | OFFSET BINARY (DA0-DA9) | INPUT DECIMAL CODE |
| :---: | :---: | :---: |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1111111111 | 1023 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1111111110 | 1022 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1000000001 | 513 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1000000000 | 512 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 0111111111 | 511 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 0000000001 | 1 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 0000000000 | 0 |

The Tx DAC outputs (IDN, IDP, QDN, QDP) are biased at an adjustable common-mode DC level and designed to drive a differential input stage with $\geq 70 \mathrm{k} \Omega$ input impedance. This simplifies the analog interface between RF quadrature upconverters and the MAX19710. Many RF upconverters require a 0.89 V to 1.36 V common-mode bias. The MAX19710 common-mode DC bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the
internally generated common-mode DC level. Table 2 shows the Tx DAC output voltage vs. input codes. Table 10 shows the selection of DC common-mode levels. See Figure 4 for an illustration of the Tx DAC analog output levels.
The Tx DAC also features independent DC offset trim on each ID-QD channel. This feature is configured through the SPI interface. The DC offset correction is used to optimize sideband and carrier suppression in the Tx signal path (see Table 9).

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End



MAX19710

Figure 4. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs


Figure 5. Tx DAC System Timing Diagram

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## Tx DAC Timing

Figure 5 shows the relationship among the clock, input data, and analog outputs. Channel ID data is latched on the falling edge of the clock signal, and channel QD data is latched on the rising edge of the clock signal, at which point both ID and QD outputs are simultaneously updated.

## 3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19710 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19710 to operate in the desired mode. Use the 3wire serial interface to program the device for shutdown, idle, standby, FD, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is composed of four control bits (A3-A0) and 12 data bits (D11-D0). Data is shifted in MSB first (D11) and LSB last (A0) format. Table 4 shows the MAX19710 power-management modes. Table 5 shows the SPI-controlled Tx, Rx, and FD modes. The serial interface remains active in all modes.

## SPI Register Description

Program the control bits, A3-A0, in the register as shown in Table 3 to select the operating mode. Modify A3-A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, COMSEL, Aux-ADC, ENABLE-8, and WAKEUP-SEL modes. ENABLE-16 is the default operating mode (see Table 6). This mode allows for shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes. Tables 4 and 5 show the required SPI settings for each mode.

In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, and bit E9 enables the auxADC. Table 7 shows the auxiliary DAC enable codes. Table 8 shows the auxiliary ADC enable code. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low. Bits E3, E7, and E8 are not used.
Modes aux-DAC1, aux-DAC2, and aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11-_D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19710 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx DAC ID and QD channels independently (see Table 9). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 10). Use the aux-ADC mode to start the auxiliary ADC conversion (see the 10-Bit, 333ksps

Auxiliary $A D C$ section for details). Use ENABLE-8 mode for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes and the FD mode.
The WAKEUP-SEL register selects the operating mode that the MAX19710 is to enter immediately after coming out of shutdown (Table 11). See the Wake-Up Function section for more information.

Shutdown mode offers the most dramatic power savings by shutting down all the analog sections (including the reference) of the MAX19710. In shutdown mode, the Rx ADC digital outputs are in tri-state mode, the Tx DAC digital inputs are internally pulled to OVDD, and the Tx DAC outputs are at $O V$. When the Rx ADC outputs transition from tri-state to active mode, the last converted word is placed on the digital output bus. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically $500 \mu$ s to enter $R x$ mode, $26.2 \mu$ s to enter Tx mode, and $500 \mu$ s to enter FD mode.
In all operating modes the Tx DAC inputs DAO-DA9 are internally pulled to OVDD. To reduce the supply current of the MAX19710 in shutdown mode do not pull DAO-DA9 low. This consideration is especially important in shutdown mode to achieve the lowest quiescent current.
In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The Rx ADC outputs AD0-AD9 are forced to tri-state. The Tx DAC DAO-DA9 inputs are internally pulled to OVDD, while the Tx DAC outputs are at OV. The wake-up time is $7.3 \mu$ s to enter Rx mode, $5.2 \mu$ s to enter Tx mode, and $7.3 \mu \mathrm{~s}$ to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.
In standby mode, the reference is powered but all other device functions are off. The wake-up time from standby mode is $7.5 \mu \mathrm{~s}$ to enter Rx mode, $22.2 \mu \mathrm{~s}$ to enter Tx mode, and $22.2 \mu$ s to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

FAST and SLOW Rx and Tx Modes
The MAX19710 features FAST and SLOW modes for switching between Rx and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC digital outputs AD0-AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational.

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

Table 3. MAX19710 Mode Control

| REGISTERNAME | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (MSB) | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 (LSB) |
| ENABLE-16 | $\mathrm{E} 11=0$ <br> Reserved | $\begin{aligned} & E 10=0 \\ & \text { Reserved } \end{aligned}$ | E9 | - | - | E6 | E5 | E4 | - | E2 | E1 | E0 | 0 | 0 | 0 | 0 |
| Aux-DAC1 | 1 D11 | 1 D10 | 1D9 | 1D8 | 1D7 | 1D6 | 1D5 | 1D4 | 1D3 | 1D2 | 1D1 | 1D0 | 0 | 0 | 0 | 1 |
| Aux-DAC2 | 2D11 | 2D10 | 2D9 | 2D8 | 2D7 | 2D6 | 2D5 | 2D4 | 2D3 | 2D2 | 2D1 | 2D0 | 0 | 0 | 1 | 0 |
| Aux-DAC3 | 3D11 | 3D10 | 3D9 | 3D8 | 3D7 | 3D6 | 3D5 | 3D4 | 3D3 | 3D2 | 3D1 | 3D0 | 0 | 0 | 1 | 1 |
| IOFFSET | - | - | - | - | - | - | 105 | IO4 | 103 | IO2 | IO1 | 100 | 0 | 1 | 0 | 0 |
| QOFFSET | - | - | - | - | - | - | QO5 | QO4 | QO3 | QO2 | QO1 | QOO | 0 | 1 | 0 | 1 |
| COMSEL | - | - | - | - | - | - | - | - | - | - | CM1 | CM0 | 0 | 1 | 1 | 0 |
| Aux-ADC | AD11 $=0$ Reserved | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO | 0 | 1 | 1 | 1 |
| ENABLE-8 | - | - | - | - | - | - | - | - | - | E2 | E1 | E0 | 1 | 0 | 0 | 0 |
| WAKEUP-SEL | - | - | - | - | - | - | - | - | - | W2 | W1 | W0 | 1 | 0 | 0 | 1 |

$-=$ Not used .
Table 4. Power-Management Modes

| ADDRESS |  |  | DATA BITS |  |  | MODE | FUNCTION (POWER <br> MANAGEMENT) | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |$\quad$ COMMENT

$X=$ Don't care.
*Bit E9 is not available in 8-bit mode
**In IDLE and STBY modes, the aux-ADC can be turned on or off.

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

Table 5. MAX19710 Tx, Rx, and FD Control Using SPI Commands

| ADDRESS |  |  |  | DATA BITS |  |  | MODE | FUNCTION <br> (Tx-Rx SWITCHING SPEED) | DESCRIPTION | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | E2 | E1 | E0 |  |  |  |  |
| $\begin{gathered} 0000 \\ \text { (16-Bit Mode) } \\ \text { and } \\ 1000 \\ \text { (8-Bit Mode) } \end{gathered}$ |  |  |  | 0 | 1 | 1 | SPI1-Rx | SLOW | Rx Mode: <br> $R \times A D C=O N$ <br> Rx Bus = Enabled <br> $T \times D A C=O F F$ <br> (Tx DAC outputs at OV) <br> Tx Bus = OFF (all inputs are pulled high) | Slow transition to Tx mode from this mode. Low power. |
|  |  |  |  | 1 | 0 | 0 | SPI2-Tx | SLOW | Tx Mode: $\begin{aligned} & \text { Rx ADC = OFF } \\ & \text { Rx Bus = Tri-state } \\ & \text { Tx DAC = ON } \\ & \text { Tx Bus = ON } \end{aligned}$ | Slow transition to Rx mode from this mode. Low power. |
|  |  |  |  | 1 | 0 | 1 | SPI3-Rx | FAST | Rx Mode: <br> $R \times A D C=O N$ <br> R $\times$ Bus = Enabled <br> $\mathrm{T} \times \mathrm{DAC}=\mathrm{ON}$ <br> (Tx DAC outputs at midscale) <br> Tx Bus = OFF (all inputs are pulled high) | Fast transition to Tx mode from this mode. Moderate power. |
|  |  |  |  | 1 | 1 | 0 | SPI4-Tx | FAST | $\begin{aligned} & \text { Tx Mode: } \\ & \text { Rx ADC = ON } \\ & \text { Rx Bus = Tri-state } \\ & \text { Tx DAC = ON } \\ & \text { Tx Bus = ON } \end{aligned}$ | Fast transition to Rx mode from this mode. Moderate power. |
|  |  |  |  | 1 | 1 | 1 | FD | FAST | FD Mode: <br> $R \times A D C=O N$ <br> $R \times B u s=O N$ <br> $T \times D A C=O N$ <br> $\mathrm{T} \times$ Bus $=\mathrm{ON}$ | Default Mode <br> Fast transition to any mode. Moderate power. |

In FAST Rx mode, the Tx DAC core is powered on. The Tx DAC outputs are set to midscale. In this mode, the Tx DAC input bus is disconnected from the DAC core and DAO-DA9 are internally pulled to OVDD. The Rx ADC digital bus is active and the ADC core is fully operational.
In FAST mode, the switching time from $T x$ to $R x$, or $R x$ to Tx is minimized because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time from $R x$ to $T x$ and $T x$ to $R x$ is $0.1 \mu \mathrm{~s}$. Power consumption is higher in FAST mode because both $T x$ and $R x$ cores are always on.

In SLOW Tx mode, the Rx ADC core is powered off and the ADC digital outputs AD0-AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational. In SLOW Rx mode, the Tx DAC core is powered off. The Tx DAC outputs are set to 0 . In SLOW Rx mode, the Tx DAC input bus is disconnected from the DAC core and DA0-DA9 are internally pulled to OVDD. The Rx ADC digital bus is active and the ADC core is fully operational. The switching times for SLOW modes are $5.2 \mu \mathrm{~s}$ for Rx to Tx and $7.3 \mu \mathrm{~s}$ for Tx to Rx .

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

Table 6. MAX19710 Default (Power-On) Register Settings

| REGISTER <br> NAME | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} 16 \\ \text { (MSB) } \end{gathered}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| ENABLE-16 | 0 | 0 | 0 | - | - | 0 | 0 | 0 | - | 1 | 1 | 1 |
|  |  |  | $\begin{gathered} \text { Aux-ADC } \\ =O N \end{gathered}$ |  |  | $\begin{gathered} \text { Aux-DAC1 to } \\ \text { Aux-DAC3 }=\text { ON } \end{gathered}$ |  |  |  | FD mode |  |  |
| Aux-DAC1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
|  | DAC1 output set to 1.1V |  |  |  |  |  |  |  |  |  |  |  |
| Aux-DAC2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | DAC2 output set to 0V |  |  |  |  |  |  |  |  |  |  |  |
| Aux-DAC3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | DAC3 output set to 0V |  |  |  |  |  |  |  |  |  |  |  |
| IOFFSET | - | - | - | - | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | No offset on channel ID |  |  |  |  |  |
| QOFFSET | - | - | - | - | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | No offset on channel QD |  |  |  |  |  |
| COMSEL | - | - | - | - | - | - | - | - | - | - | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {COMD }}=1.36 \mathrm{~V}$ |  |
| Aux-ADC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | $\begin{gathered} \text { Aux-ADC = ON, Conversion }=\text { IDLE, Aux-ADC REF }=2.048 \mathrm{~V}, \text { MUX }=\text { ADC } 1, \\ \\ \text { Averaging }=1, \text { Clock Divider }=1, \text { DOUT }=\text { Disabled } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| ENABLE-8 | - | - | - | - | - | - | - | - | - | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  | FD mode |  |  |
| WAKEUP-SEL | - | - | - | - | - | - | - | - | - | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  | Wake | tate | mode |

Table 7. Aux-DAC Enable Table (ENABLE-16 Mode)

| E6 | E5 | E4 | Aux-DAC3 | Aux-DAC2 | Aux-DAC1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ON | ON | ON |  |
| 0 | 0 | 1 | ON | ON | OFF |  |
| 0 | 1 | 0 | ON | OFF | ON |  |
| 0 | 1 | 1 | ON | OFF | OFF |  |
| 1 | 0 | 0 | OFF | ON | ON |  |
| 1 | 0 | 1 | OFF | ON | OFF |  |
| 1 | 1 | 0 | OFF | OFF | ON |  |
| 1 | 1 | 1 | OFF | OFF | OFF |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | Default mode |  |  |  |

Table 8. Aux-ADC Enable Table (ENABLE-16 Mode)

| E9 | SELECTION |
| :---: | :---: |
| 0 (Default) | Aux-ADC is Powered ON |
| 1 | Aux-ADC is Powered OFF |

Power consumption in SLOW Tx mode is 21.9 mW , and 21.3 mW in SLOW Rx mode. Power consumption in FAST Tx mode is 29.1 mW , and 28.5 mW in FAST Rx mode.

FD Mode
The MAX19710 features an FD mode, which is ideal for applications supporting frequency-division duplex. In FD mode, both Rx ADC and Tx DAC, as well as their

## 10-Bit, 7.5Msps, Full-Duplex <br> Analog Front-End

Table 9. Offset Control Bits for ID and QD Channels (IOFFSET or QOFFSET Mode)

| BITS IO5-IOO WHEN IN IOFFSET MODE, BITS QO5-QO0 WHEN IN QOFFSET MODE |  |  |  |  |  | OFFSET 1 LSB = (VFSp-p / 1023) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IO5/Q05 | IO4/Q04 | IO3/Q03 | IO2/Q02 | IO1/Q01 | 100/Q00 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | -31 LSB |
| 1 | 1 | 1 | 1 | 1 | 0 | -30 LSB |
| 1 | 1 | 1 | 1 | 0 | 1 | -29 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - |  |
| - | - | - | - | - | - | - |
| 1 | 0 | 0 | 0 | 1 | 0 | -2 LSB |
| 1 | 0 | 0 | 0 | 0 | 1 | -1 LSB |
| 1 | 0 | 0 | 0 | 0 | 0 | OmV |
| 0 | 0 | 0 | 0 | 0 | 0 | OmV (Default) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 LSB |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | 0 | 1 | 29 LSB |
| 0 | 1 | 1 | 1 | 1 | 0 | 30 LSB |
| 0 | 1 | 1 | 1 | 1 | 1 | 31 LSB |

Note: $1 \angle S B=\left(800 \mathrm{~m} V_{-P} / 1023\right)=0.782 \mathrm{mV}$.

Table 10. Common-Mode Select (COMSEL Mode)

| CM1 | CM0 | Tx PATH OUTPUT COMMON MODE (V) |
| :---: | :---: | :---: |
| 0 | 0 | 1.36 (Default) |
| 0 | 1 | 1.20 |
| 1 | 0 | 1.05 |
| 1 | 1 | 0.89 |

respective digital buses, are active and the device can receive and transmit simultaneously. Switching from FD mode to other Rx or Tx modes is fast ( $0.1 \mu \mathrm{~s}$ ) since the on-board converters are already powered. Consequently, power consumption in this mode is the maximum of all operating modes. In FD mode the MAX19710 consumes 30mW.

Wake-Up Function
The MAX19710 uses the SPI interface to control the operating modes of the device including the shutdown and wake-up functions. Once the device has been placed in shutdown through the appropriate SPI command, the first pulse on CS/WAKE performs a wake-up

Table 11. WAKEUP-SEL Register

| W2 | W1 | wo | POWER MODE AFTER WAKE-UP <br> (WAKE-UP STATE) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Invalid Value. This value is ignored <br> when inadvertently written to the <br> WAKEUP-SEL register. |
| 0 | 0 | 1 | IDLE |
| 0 | 1 | 0 | STBY |
| 0 | 1 | 1 | SPI1-SLOW Rx |
| 1 | 0 | 0 | SPI2-SLOW Tx |
| 1 | 0 | 1 | SPI3-FAST Rx |
| 1 | 1 | 0 | SPI4-FAST Tx |
| 1 | 1 | 1 | FD (Default) |

function. At the first rising edge of $\overline{\mathrm{CS}} / \mathrm{WAKE}$, the MAX19710 is forced to a preset operating mode determined by the WAKEUP-SEL register. This mode is termed the wake-up state. If the WAKEUP-SEL register has not been programmed, the wake-up state for the MAX19710 is FD mode by default (Tables 6, 11). The WAKEUP-SEL register cannot be programmed with W2

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End



Figure 6. Serial-Interface Timing Diagram


Figure 7. Mode-Recovery Timing Diagram
$=0, W 1=0$, and $\mathrm{W} 0=0$. If this value is inadvertently written to the device, it is ignored and the register continues to store its previous value. Upon wake-up, the MAX19710 enters the power mode determined by the WAKEUP-SEL register, however, all other settings (Tx DAC offset, Tx DAC common-mode voltage, aux-DAC settings, aux-ADC state) are restored to their values prior to shutdown.
The only SPI line that is monitored by the MAX19710 during shutdown is $\overline{\mathrm{CS}} / \mathrm{WAKE}$. Any information transmitted to the MAX19710 concurrent with the CS/WAKE wake-up pulse is ignored.

SPI Timing
The serial digital interface is a standard 3-wire connection $\overline{\mathrm{CS}} / \mathrm{WAKE}, \mathrm{SCLK}, \mathrm{DIN})$ compatible with SPI/QSPITM/ MICROWIRE/DSP interfaces. Set $\overline{C S} / W A K E$ low to enable the serial data loading at DIN or output at DOUT. Following a $\overline{\mathrm{CS}}$ /WAKE high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the
serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch when $\overline{\mathrm{CS}}$ /WAKE transitions high. $\overline{\mathrm{CS}} /$ WAKE must transition high for a minimum of 80 ns before the next write sequence. SCLK can idle either high or low between transitions. Figure 6 shows the detailed timing diagram of the 3 -wire serial interface.

## Mode-Recovery Timing

Figure 7 shows the mode-recovery timing diagram. tWAKE is the wake-up time when exiting shutdown, idle, or standby mode and entering Rx , Tx , or FD mode. tENABLE is the recovery time when switching between either Rx or Tx mode. twake or tenable is the time for the Rx ADC to settle within 1dB of specified SINAD performance and Tx DAC settling to 10 LSB error. tWAKE and tENABLE times are measured after the 16-bit serial command is latched into the MAX19710 by a $\overline{\mathrm{CS}} / \mathrm{WAKE}$ transition high. In FAST mode, the recovery time is $0.1 \mu \mathrm{~s}$ to switch between Tx or Rx modes.

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## System Clock Input (CLK)

Both the Rx ADC and Tx DAC share the CLK input. The CLK input accepts a CMOS-compatible signal level set by OVDD from 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). Specifically, sampling occurs on the rising edge of the clock signal, requiring this edge to provide the lowest possible jitter. Any significant clock jitter limits the SNR performance of the on-chip Rx ADC as follows:

$$
\mathrm{SNR}=20 \times \log \left(\frac{1}{2 \times \pi \times \mathrm{fi}_{\mathrm{N}} \times \mathrm{t}_{\mathrm{AJ}}}\right)
$$

where fin represents the analog input frequency and tAJ is the time of the clock jitter.
Clock jitter is especially critical for undersampling applications. Consider the clock input as an analog input and route away from any analog input or other digital signal lines. The MAX19710 clock input operates with an OVDD / 2 voltage threshold and accepts a $50 \%$ $\pm 10 \%$ duty cycle.
When the clock signal is stopped at CLK input (CLK = OV or OVDD), all internal registers hold their last value and the MAX19710 saves the last power-management mode or $T x / R x / F D$ command. All converter circuits ( $R x$ ADC, Tx DAC, aux-ADC, and aux-DACs) hold their last value. When the clock signal is restarted at CLK, allow $7.5 \mu \mathrm{~s}$ (clock wake-up time) for the internal clock circuitry to settle before updating the Tx DAC, reading a valid Rx ADC conversion result, or starting an aux-ADC conversion. This ensures the converters (Rx ADC, Tx DAC, aux-ADC) meet all dynamic performance specifications. The aux-DAC channels are not dependent on CLK, so they may be updated when CLK is idle.

## 12-Bit, Auxiliary Control DACs

The MAX19710 includes three 12-bit aux-DACs (DAC1, DAC2, DAC3) with $1 \mu \mathrm{~s}$ settling time for controlling vari-able-gain amplifier (VGA), automatic gain-control (AGC), and automatic frequency-control (AFC) functions. The aux-DAC output range is 0.2 V to 2.57 V as defined by $\mathrm{VOH}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}$. During power-up, the VGA and AGC outputs (DAC2 and DAC3) are at zero. The AFC DAC (DAC1) is at 1.1 V during power-up. The aux-DACs can be independently controlled through the SPI bus, except during SHDN mode where the aux-DACs are turned off completely and the output voltage is set to zero. In STBY and IDLE modes the aux-DACs maintain the last value. On wake-up from SHDN, the aux-DACs resume the last values.

Loading on the aux-DAC outputs should be carefully observed to achieve the specified settling time and stability. The capacitive load must be kept to a maximum of 5 pF including package and trace capacitance. The resistive load must be greater than $200 k \Omega$. If capacitive loading exceeds 5 pF , then add a $10 \mathrm{k} \Omega$ resistor in series with the output. Adding the series resistor helps drive larger load capacitance ( $<15 \mathrm{pF}$ ) at the expense of slower settling time.

10-Bit, 333ksps Auxiliary ADC
The MAX19710 integrates a 333ksps, 10-bit aux-ADC with an input 4:1 multiplexer. In the aux-ADC mode register, setting bit ADO begins a conversion with the auxiliary ADC. Bit ADO automatically clears when the conversion is complete. Setting or clearing ADO during a conversion has no effect (see Table 12). Bit AD1 determines the internal reference of the auxiliary ADC (see Table 13). Bits AD2 and AD3 determine the auxiliary ADC input source (see Table 14). Bits AD4, AD5, and AD6 select the number of averages taken when a single start-convert command is given. The conversion time increases as the number of averages increases (see Table 15). The conversion clock can be divided down from the system clock by properly setting bits AD7, AD8, and AD9 (see Table 16). The aux-ADC output data can be written out of DOUT by setting bit AD10 high (see Table 17).
The aux-ADC features a $4: 1$ input multiplexer to allow measurements on four input sources. The input sources are selected by AD3 and AD2 (see Table 14). Two of the multiplexer inputs (ADC1 and ADC2) can be connected to external sources such as an RF power detector like the MAX2208 or temperature sensor like the MAX6613. The other two multiplexer inputs are internal connections to VDD and OVDD that monitor the powersupply voltages. The internal VDD and OVDD connections are made through integrated dividers that yield VDD / 2 and OVDD / 2 measurement results. The auxADC voltage reference can be selected between an internal 2.048 V bandgap reference or VDD (see Table 13). The VDD reference selection is provided to allow measurement of an external voltage source with a fullscale range extending beyond the 2.048 V level. The input source voltage range cannot extend above VDD.
The conversion requires 12 clock edges ( 1 for input sampling, 1 for each of the 10 bits, and 1 at the end for loading into the serial output register) to complete one conversion cycle (when no averaging is being done). Each conversion of an average (when averaging is set greater than 1) requires 12 clock edges. The conversion clock is generated from the system clock input (CLK). An SPI-programmable divider divides the system

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

Table 12. Auxiliary ADC Convert

| ADO | SELECTION |
| :---: | :---: |
| 0 | Aux-ADC Idle (Default) |
| 1 | Aux-ADC Start-Convert |

Table 13. Auxiliary ADC Reference

| AD1 | SELECTION |
| :---: | :---: |
| 0 | Internal 2.048V Reference (Default) |
| 1 | Internal VDD Reference |

Table 14. Auxiliary ADC Input Source

| AD3 | AD2 | Aux-ADC INPUT SOURCE |
| :---: | :---: | :---: |
| 0 | 0 | ADC1 (Default) |
| 0 | 1 | $\mathrm{ADC2}$ |
| 1 | 0 | $\mathrm{~V}_{\mathrm{DD}} / 2$ |
| 1 | 1 | $\mathrm{OV} \mathrm{DD} / 2$ |

Table 15. Auxiliary ADC Averaging

| AD6 | AD5 | AD4 | Aux-ADC AVERAGING |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 Conversion (No Averaging) (Default) |
| 0 | 0 | 1 | Average of 2 Conversions |
| 0 | 1 | 0 | Average of 4 Conversions |
| 0 | 1 | 1 | Average of 8 Conversions |
| 1 | 0 | 0 | Average of 16 Conversions |
| 1 | 0 | 1 | Average of 32 Conversions |
| 1 | 1 | $X$ | Average of 32 Conversions |

$x=$ Don't care.
clock by the appropriate divisor (set with bits AD7, AD8, and AD9; see Table 16) and provides the conversion clock to the auxiliary ADC. The auxiliary ADC has a maximum conversion rate of 333 ksps . The maximum conversion clock frequency is 4 MHz ( $333 \mathrm{ksps} \times 12$ clocks). Choose the proper divider value to keep the conversion clock frequency under 4 MHz , based upon the system CLK frequency supplied to the MAX19710 (see Table 16). The total conversion time (tCONV) of the auxiliary ADC can be calculated as tCONV $=(12 \times$ Navg x NDIV) / fclk; where NAVG is the number of averages (see Table 15), NDIV is the CLK divisor (see Table 16), and fcLK is the system CLK frequency.

## Table 16. Auxiliary ADC Clock (CLK) Divider

| AD9 | AD8 | AD7 | Aux-ADC CONVERSION CLOCK |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | CLK Divided by 1 (Default) |
| 0 | 0 | 1 | CLK Divided by 2 |
| 0 | 1 | 0 | CLK Divided by 4 |
| 0 | 1 | 1 | CLK Divided by 8 |
| 1 | 0 | 0 | CLK Divided by 16 |
| 1 | 0 | 1 | CLK Divided by 32 |
| 1 | 1 | 0 | CLK Divided by 64 |
| 1 | 1 | 1 | CLK Divided by 128 |

## Table 17. Auxiliary ADC Data Output Mode

| AD10 | SELECTION |
| :---: | :---: |
| 0 | Aux-ADC Data is Not Available on DOUT (Default) |
| 1 | Aux-ADC Enters Data Output Mode Where |
| Data is Available on DOUT |  |

Reading DOUT from the Aux-ADC DOUT is normally in a high-impedance condition. Upon setting the auxiliary ADC start conversion bit (bit ADO), DOUT becomes active and goes high, indicating that the aux-ADC is busy. When the conversion cycle is complete (including averaging), the data is placed into an output register and DOUT goes low, indicating that the output data is ready to be driven onto DOUT. When bit AD10 is set (AD10 $=1$ ), the aux-ADC enters a data output mode where data is available at DOUT on the next low assertion of CS/WAKE. The auxiliary ADC data is shifted out of DOUT (MSB first) with the data transitioning on the falling edge of the serial clock (SCLK). Since a DOUT read requires 16 bits, DOUT holds the value of the last conversion data bit for the last 6 bits (6 least significant bits) following the aux-ADC conversion data. DOUT enters a high-impedance state when CS/WAKE is deasserted high. When bit AD10 is cleared (AD10 = 0), the aux-ADC data is not available on DOUT (see Table 17).
After the aux-ADC completes a conversion, the data result is loaded to an output register waiting to be shifted out. No further conversions are possible until data is shifted out. This means that if the first conversion command sets AD10 $=0$, ADO $=1$, then it cannot be followed by conversion commands setting AD10 $=0$, ADO $=1$ or $\mathrm{AD} 10=1, \mathrm{ADO}=1$. If this sequence of commands is inadvertently used then DOUT is disabled. To resume normal operation set $\mathrm{ADO}=0$.

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

The fastest method to perform sequential conversions with the aux-ADC is by sending consecutive commands setting $A D 10=1, A D 0=1$. With this sequence the CS/WAKE falling edge shifts data from the previous conversion on to DOUT and the rising edge of
$\overline{\mathrm{CS}} /$ WAKE loads the next conversion command at DIN. Allow enough time for each conversion to complete before sending the next conversion command. See Figure 8 for single and continuous conversion examples.


Figure 8. Aux-ADC Conversions Timing

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

DIN can be written independent of DOUT state. A 16-bit instruction at DIN updates the device configuration. To prevent modifying internal registers while reading data from DOUT, hold DIN at a high state (only applies if sequential aux-ADC conversions are not executed). This effectively writes all ones into address 1111. Since address 1111 does not exist, no internal registers are affected.


Figure 9. Balun Transformer-Coupled Single-Ended-toDifferential Input Drive for Rx ADC

## Reference Configurations

The MAX19710 features an internal precision 1.024 V bandgap reference that is stable over the entire powersupply and temperature ranges. The REFIN input provides two modes of reference operation. The voltage at REFIN (VREFIN) sets the reference operation mode (Table 18).
In internal reference mode, connect REFIN to VDD. $V_{\text {REF }}$ is an internally generated $0.512 \mathrm{~V} \pm 4 \%$ reference level. COM, REFP, and REFN are low-impedance outputs with $V_{C O M}=V_{D D} / 2, V_{R E F P}=V_{D D} / 2+V_{R E F} / 2$, and VREFN $=$ VDD / $2-V_{\text {REF }} / 2$. Bypass REFP, REFN, and COM each with a $0.33 \mu$ F capacitor. Bypass REFIN to GND with a $0.1 \mu \mathrm{~F}$ capacitor.
In buffered external reference mode, apply 1.024 V $\pm 10 \%$ at REFIN. In this mode, COM, REFP, and REFN are low-impedance outputs with $\mathrm{V}_{C O M}=\mathrm{V}_{\mathrm{DD}} / 2$, $V_{\text {REFP }}=V_{D D} / 2+V_{\text {REFIN }} / 4$, and $V_{\text {REFN }}=V_{D D} / 2-$ VREFIN / 4. Bypass REFP, REFN, and COM each with a $0.33 \mu \mathrm{~F}$ capacitor. Bypass REFIN to GND with a $0.1 \mu \mathrm{~F}$ capacitor. In this mode, the Tx path full-scale output is proportional to the external reference. For example, if the VREFIN is increased by $10 \%$ (max), the Tx path fullscale output is also increased by $10 \%$ or $\pm 440 \mathrm{mV}$.

## Applications Information

## Using Balun Transformer AC-Coupling

An RF transformer (Figure 9) provides an excellent solution to convert a single-ended signal source to a fully differential signal for optimum ADC performance. Connecting the center tap of the transformer to COM provides a $V_{D D} / 2$ DC level shift to the input. A $1: 1$ transformer can be used, or a step-up transformer can be selected to reduce the drive requirements. In general, the MAX19710 provides better SFDR and THD with fully differential input signals than single-ended signals, especially for high input frequencies. In differential mode, even-order harmonics are lower as both inputs (IAP, IAN, QAP, QAN) are balanced, and each of the

## Table 18. Reference Modes

| VREFIN | REFERENCE MODE |
| :---: | :--- |
| $>0.8 \mathrm{~V} \times \mathrm{V}_{\mathrm{DD}}$ | Internal Reference Mode. VREF is internally generated to be 0.512V. Bypass REFP, REFN, and COM each <br> with a $0.33 \mu F$ capacitor. |
| $1.024 \mathrm{~V} \pm 10 \%$ | Buffered External Reference Mode. An external $1.024 \mathrm{~V} \pm 10 \%$ reference voltage is applied to REFIN. VREF is <br> internally generated to be $V_{\text {REFIN }} / 2$. Bypass REFP, REFN, and COM each with a $0.33 \mu \mathrm{~F}$ capacitor. Bypass <br> REFIN to GND with a 0.1 $\mu \mathrm{F}$ capacitor. |

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

Rx ADC inputs only requires half the signal swing compared to single-ended mode. Figure 10 shows an RF transformer converting the MAX19710 Tx DAC differential analog outputs to single-ended.

## Using Op-Amp Coupling

Drive the MAX19710 Rx ADC with op amps when a balun transformer is not available. Figures 11 and 12 show the Rx ADC being driven by op amps for AC-coupled single-ended and DC-coupled differential applications. Amplifiers such as the MAX4454 and MAX4354 provide high speed, high bandwidth, low noise, and low distortion to maintain the input signal integrity. The op-amp circuit shown in Figure 12 can also be used to interface with the Tx DAC differential analog outputs to provide gain or buffering. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode level. Also, the Tx DAC analog outputs are designed to drive a differential input stage with input impedance $\geq$ $70 \mathrm{k} \Omega$. If single-ended outputs are desired, use an amplifier to provide differential-to-single-ended conversion and select an amplifier with proper input commonmode voltage range.

FDD Application
Figure 13 illustrates a typical FDD application circuit. The MAX19710 interfaces directly with a ZIF radio front-end to provide a complete "RF-to-Bits" solution for FDD applications such as private mobile radio (PMR), broadband access radio, and proprietary radio systems. The MAX19710 provides several system benefits to digital baseband developers:

- Fast Time-to-Market
- High-Performance, Low-Power Analog Functions
- Low-Risk, Proven Analog Front-End Solution
- No Mixed-Signal Test Times
- No NRE Charges
- No IP Royalty Charges
- Enables Digital Baseband and Scale with $65 n m$ to 90nm CMOS


## Grounding, Bypassing, and Board Layout

The MAX19710 requires high-speed board layout design techniques. Refer to the MAX19710 EV kit data sheet for a board layout reference. Place all bypass capacitors as close to the device as possible, preferably on the same side of the board as the device, using surface-mount devices for minimum inductance. Bypass VDD to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$


Figure 10. Balun Transformer-Coupled Differential-to-SingleEnded Output Drive for Tx DAC


Figure 11. Single-Ended Drive for Rx ADC

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End



Figure 12. Rx ADC DC-Coupled Differential Drive
capacitor. Bypass OVDD to OGND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ capacitor. Bypass REFP, REFN, and COM each to GND with a $0.33 \mu \mathrm{~F}$ ceramic capacitor. Bypass REFIN to GND with a $0.1 \mu \mathrm{~F}$ capacitor.
Multilayer boards with separated ground and power planes yield the highest level of signal integrity. Use a split ground plane arranged to match the physical location of the analog ground (GND) and the digital outputdriver ground (OGND) on the device package. Connect the MAX19710 exposed backside paddle to the GND plane. Join the two ground planes at a single point so the noisy digital ground currents do not interfere with the analog ground plane. The ideal location for this connection can be determined experimentally at a point along the gap between the two ground planes. Make this connection with a low-value, surface-mount resistor ( $1 \Omega$ to $5 \Omega$ ), a ferrite bead, or a direct short. Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated
from any noisy digital system's ground plane (e.g., downstream output buffer or DSP ground plane).
Route high-speed digital signal traces away from sensitive analog traces. Make sure to isolate the analog input lines to each respective converter to minimize channel-to-channel crosstalk. Keep all signal lines short and free of $90^{\circ}$ turns.

## Dynamic Parameter Definitions

## ADC and DAC Static Parameter Definitions Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the device are measured using the best-straight-line fit (DAC Figure 14a).

## 10-Bit, 7.5Msps, Full-Duplex

Analog Front-End

## MAX19710



Figure 13. Typical FDD Application Circuit

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes (ADC) and a monotonic transfer function (ADC and DAC) (DAC Figure 14b).

## ADC Offset Error

Ideally, the midscale transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured transition point and the ideal transition point.

DAC Offset Error
Offset error (Figure 14a) is the difference between the ideal and actual offset point. The offset point is the output value when the digital input is midscale. This error affects all codes by the same amount and usually can be compensated by trimming.

## ADC Gain Error

Ideally, the ADC full-scale transition occurs at 1.5 LSB below full scale. The gain error is the amount of deviation between the measured transition point and the ideal transition point with the offset error removed.

## ADC Dynamic Parameter Definitions

 Aperture JitterFigure 15 shows the aperture jitter ( $\mathrm{t}_{\mathrm{AJ}}$ ), which is the sample-to-sample variation in the aperture delay.

## Aperture Delay

Aperture delay ( $\mathrm{taD}_{\mathrm{AD}}$ ) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 15).

## Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error) and results directly from the ADC's resolution ( N bits):

$$
\begin{gathered}
\mathrm{SNR}(\max )=6.02 \times \mathrm{N}+1.76 \\
(\text { in } \mathrm{dB})
\end{gathered}
$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

## Signal-to-Noise and Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral


Figure 14a. Integral Nonlinearity


Figure 14b. Differential Nonlinearity


Figure 15. T/H Aperture Timing

# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

components to the Nyquist frequency excluding the fundamental and the DC offset.

Effective Number of Bits (ENOB)
ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$
\mathrm{ENOB}=(\mathrm{SINAD}-1.76) / 6.02
$$

Total Harmonic Distortion (THD)
THD is typically the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left[\frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}\right)}}{V_{1}}\right]
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude and $\mathrm{V}_{2}-\mathrm{V}_{6}$ are the amplitudes of the 2nd- through 6th-order harmonics.

Third Harmonic Distortion (HD3)
HD3 is defined as the ratio of the RMS value of the third harmonic component to the fundamental input signal.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset.

## Intermodulation Distortion (IMD)

IMD is the total power of the intermodulation products relative to the total input power when two tones, fiN1 and $\mathrm{f}_{\mathrm{I}} \mathrm{N} 2$, are present at the inputs. The intermodulation
 $\pm f \mid N 2),(2 \times f|N 2 \pm f| N 1)$. The individual input tone levels are at -7 dBFS .

## 3rd-Order Intermodulation (IM3)

IM3 is the power of the worst 3rd-order intermodulation product relative to the input power of either input tone when two tones, fIN 1 and fIN 2 , are present at the inputs. The 3rd-order intermodulation products are ( $2 \times$ fiN1 $\pm$ $\mathrm{fI} \operatorname{N} 2),(2 \times \mathrm{fIN} 2 \pm \mathrm{f} / \mathrm{N} 1)$. The individual input tone levels are at-7dBFS.

## Power-Supply Rejection

Power-supply rejection is defined as the shift in offset and gain error when the power supply is changed $\pm 5 \%$.

## Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in such a way that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. Note that the T/H performance is usually the limiting factor for the small-signal input bandwidth.

Full-Power Bandwidth
A large -0.5 dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3 dB . This point is defined as the fullpower bandwidth frequency.

## DAC Dynamic Parameter Definitions

## Total Harmonic Distortion

THD is the ratio of the RMS sum of the output harmonics up to the Nyquist frequency divided by the fundamental:

$$
\mathrm{THD}=20 \times \log \left[\frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+\ldots+V_{n}^{2}\right)}}{V_{1}}\right]
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude and $\mathrm{V}_{2}$ through $V_{n}$ are the amplitudes of the 2nd through nth harmonic up to the Nyquist frequency.

## Spurious-Free Dynamic Range

 Spurious-free dynamic range (SFDR) is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component up to the Nyquist frequency excluding DC.Selector Guide

| PART | SAMPLING RATE (Msps) | INTEGRATED CDMA Tx FILTERS |
| :---: | :---: | :---: |
| MAX19710 | 7.5 | No |
| MAX19711 | 11 | Yes |
| MAX19712 | 22 | No |
| MAX19713 | 45 | No |

## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

Functional Diagram


## 10-Bit, 7.5Msps, Full-Duplex Analog Front-End

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# 10-Bit, 7.5Msps, Full-Duplex Analog Front-End 

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 32L 7x7 |  |  | 44L 7x7 |  |  | 4BL 7x7 |  |  | CUSTOM PKG. (T4877-1) 48L 7×7 |  |  | 56L 7x7 |  |  |
| SYMBOL | MIN. | NOM. | Max. | MIN. | NOM. | max. | MN. | NOM. | max. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| Al | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | - | 0.05 |
| A2 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| $b$ | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| E | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| 0 | 0.65 BSC. |  |  | 0.50 BSC . |  |  | 0.50 日SC. |  |  | 0.50 BSC. |  |  | 0.40 BSC. |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | 0.35 | 0.45 |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.40 | 0.50 | 0.60 |
| L1 | - | - | - | - | - | - | - | - | - | - | - | - | 0.30 | 0.40 | 0.50 |
| N | 32 |  |  | 44 |  |  | 48 |  |  | 44 |  |  | 56 |  |  |
| ND | 8 |  |  | 11 |  |  | 12 |  |  | 10 |  |  | 14 |  |  |
| NE | 8 |  |  | 11 |  |  | 12 |  |  | 12 |  |  | 14 |  |  |


| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. CODES | $\begin{aligned} & \text { DEPGPULATEQ } \\ & \text { LEADS } \end{aligned}$ | D2 |  |  | E2 |  |  | $\begin{aligned} & \text { JEDEC } \\ & \text { MD220 } \\ & \text { REV. } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { DOWN } \\ \text { BONOS } \\ \text { ALOWED } \end{array}$ |
|  |  | MIN. | NOM. | max. | MN. | NOM. | MAX. |  |  |
| T3277-2 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | - | YES |
| T3277-3 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | - | NO |
| T4477-2 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | WKKD-1 | YES |
| T4477-3 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | WKKD-1 | YES |
| T4877-1* | 13,24,37,48 | 4.20 | 4.30 | 4.40 | 4.20 | 4.30 | 4.40 | - | NO |
| T4877-3 | - | 4.95 | 5.10 | 5.25 | 4.95 | 5.10 | 5.25 | - | YES |
| T4877-4 | - | 5.45 | 5.60 | 5.63 | 5.45 | 5.60 | 5.63 | - | YES |
| T4877-5 | - | 2.40 | 2.50 | 2.60 | 2.40 | 2.50 | 2.60 | - | NO |
| T4877-6 | - | 5.45 | 5.60 | 5.63 | 5.45 | 5.60 | 5.63 | - | NO |
| T4877-7 | - | 4.95 | 5.10 | 5.25 | 4.95 | 5.10 | 5.25 | - | YES |
| T5677-1 | - | 5.20 | 5.30 | 5.40 | 5.20 | 5.30 | 5.40 | - | YES |

* NOTE: T4877-1 IS A CUSTOM 4BL PKG. WITH 4 LEADS DEPOPULATED. TOTAL NUMBER OF LEADS ARE 44.
NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994
2. ALL DIMENSIONS ARE IN MILLMEIERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMNAL *1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETALS OF TERMINAL HI IDENTIFER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE NDICATED. THE TERMINAL \#I IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPUES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERNINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
B. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
8. DRAWING CONFORNS TO JEDEC MO220 EXCEPT THE EXPOSED PAD DIMENSIONS OF T4877-1/-3/-4/-5/-6 \& T5677-1.
9. WARPAGE SHALL NOT EXCEED 0.10 mm
§1 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY
10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

